One million success stories. Start yours today.

Principal DFT Engineer

Date Posted: Sep 23, 2026
Yearly: USD - USD

Job Detail

  • location_on
    Location Irvine, Baja California, United States of America
  • desktop_windows
    Job Type: Any
  • schedule
    Shift:
  • analytics
    Career Level:
  • group
    Positions:
  • calendar_view_day
    Experience:
  • male
    Gender: No Preference
  • school
    Degree:
  • calendar_month
    Apply Before: Dec 23, 2026

Job Description

Overview

Principal DFT EngineerIrvine, California, United StatesCelero Communications is seeking a talented DFT Engineer to join our silicon engineering organization. This individual will partner with design, verification, physical design, product, and manufacturing teams to implement robust Design-for-Test methodologies that enable high quality, high volume production of complex ASIC and SoC products.What You Will DoDevelop and implement DFT architecture for ASIC and SoC designs.Perform scan insertion, scan chain planning, and scan compression implementation.Generate and validate ATPG patterns and analyze fault coverage results.Implement and verify MBIST, and other on-chip test features.Collaborate with RTL, verification, and physical design teams to ensure successful DFT integration.Support JTAG and boundary-scan implementation and debug.Drive DFT signoff activities and manufacturing test readiness.Participate in silicon bring-up, failure analysis, and yield improvement efforts.What You Will BringBachelors degree in Electrical Engineering, Computer Engineering, or related field.8+ years of ASIC/SoC DFT experience.Strong understanding of scan, ATPG, fault models, and test coverage methodologies.Experience with Synopsys TestMAX/TetraMAX, DFT Compiler, Siemens Tessent, Cadence Modus, or equivalent tools.Knowledge of Verilog/SystemVerilog and digital design fundamentals.Experience in Linux and scripting using Python, Tcl, Perl, or Shell.Results-driven engineer with strong debugging abilities.Comfortable working in fast-paced cross-functional environments.Passion for delivering high-quality silicon products.Preferred QualificationsExperience with advanced-node semiconductor technologies.Hands-on experience with MBIST, compression architectures, and JTAG.Knowledge of timing closure, physical design impacts, and low-power design techniques.Experience supporting silicon validation and manufacturing production ramps.Strong communication and cross-functional collaboration skills.Annual Base Salary Range for US: $200,000 - $240,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)

Key responsibilities

Not specified in the original listing.

Required skills

  • Engineering

What the company offers

Not specified in the original listing.

Skills Required

Company Overview

San Jose de Maipo, Baja California, United States of America

Google Map

Related Jobs